This paper presents an efficient and novel method for sequential learning of implications, invalid states, and tied gates. It can handle real industrial circuits, with multiple clock domains and partial setheset. The application of this method to improve the efficiency of sequential ATPG is also demonstrated by achieving higher fault coverages and lower test generation times.
INTRODUCTION
It is well-known that the perfclrmance of a search process can be significantly enhanced by finding necessary assignments and identifying relations between signals. An effective way of identifying necessary assignments and signal relations is by learning. The use of learned information helps the search engine in recognizing value assignment conflicts sooner and pruning the search space, significantly reducing the number of backtracks. Learning relations in a circuit is typically performed by injecting both logic values on a gate and propagating them backward and forward. This can be done either statically in a pre-processing phase [1, 2] , or dynamically during the search process [3]. Dynamic learning can extract significantly more implications since the learning is done in the presence of assignments that have already been made, which allows the search space to be pruned further. However, this can be very computationally expensive since it is performed multiple time:; during the search process. Furthermore, the implications learned are only valid as long as backtracking has not occurred beyond the point where learning was performed. In most learning techniques, justification stops when a decision node is reached. Recursive learning [4] attempts to extract more relations by learning implications which would be valid regardless of the assignment made at the decision node. Furthermore, it can be applied statically or dynamically. However, unless the depth of the recursion is restricted, this technique can be even more expensive than the search process. Note that most learning techniques are performed in I he combinational logic of the circuit. Only [5] attempts learning of relations by extending the analysis across sequential elements, but the learning is only performed across two time frames.
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Learning is used in several areas of computer-aided design, most notably automatic test pattern generation (ATPG) [ 1-51, redundancy identification [2, 6] , logic verification [7] , and logic optimization [8] . Although this paper focuses on the application of the learning method to ATPG, the proposed method is not restricted to test generation.
Sequential ATPG is a much more complex process than combinational ATPG due to signal dependencies across multiple time frames. Extracting such relations can significantly enhance the performance of sequential ATPG as backtracks across multiple time frames are reduced. Furthermore, it has recently been shown [9] that a key indicator of the complexity of sequential ATPG is the density of encoding of the circuit, which is the ratio of the number of valid states to the total number of states. With circuits that have a low density of encoding, the test generator is more likely to waste a lot of time trying to justify an invalid state. Therefore, extraction of invalid states can also significantly enhance the efficiency of sequential ATPG. Most methods which identify the valid or invalid states in a sequential circuit require the presence of a reset state (e.g., [IO] ), which is not usually available in real circuits. Some more recent techniques do not require a reset state [11, 12] . However, since those methods usually attempt to enumerate all invalid states, they can only be used for small circuits.
In this paper, we present a fast, memory-efficient technique for learning across multiple time frames. We propose the sequential learning mechanism, and its application for enhancing the performance of sequential ATPG by identifying implications, invalid states, and tied values. Its efficiency enables it to be used on very large circuits. Furthermore, it can be used on real circuits including those with multiple clock domains, and partial or full sedreset.
SEQUENTIAL LEARNING TECHNIQUE
Sequential learning can identify relations between two nodes at different time frames or in the same time frame. Relations learned between nodes in the same time frame are of more interest since they represent the set of illegal assignments or don't care set for a circuit, which can be utilized by ATPG, logic optimization or verification. Many more relations can be learned between nodes at different time frames than those between nodes in the same time frame. However, such relations have limited application since they involve the time domain. For an ATPG to take advantage of such relations, it needs to work on a window equivalent to the number of time frames across which the relations hold. The proposed learning technique can learn relations of either type. However, in this paper we present results for relations learned in the same time frame. Relations are learned between pairs of sequential elements and between gates and sequential elements. Relations between pairs of gates follow directly from relations between gates and sequential elements, and are therefore not extracted.
The sequential learning technique proposed in this paper is mainly based on forward simulation across time frames. This is in contrast to combinational learning techniques, which inject both a 0 and 1 on each gate and perform backward and forward implications across non-decision nodes. Performing the implications both backward and forward can, allow learning of relations that may not be learned using only forward or backward implications. This is because a decision node may cease to be a decision node due to other assignments made by implications, allowing further propagation. However, this approach requires the learning mechanism to be performed twice the number of gates in the circuit. Since sequential learning for each gate can traverse the circuit forward and backward across time frames several times, this could make such an approach less attractive for large circuits. Furthermore, the time frames across which learning is to be performed has to be decided and memory has to be allocated a priori. However, the simulation is stopped if the same state is repeated over two consecutive time frames. For example, injecting a 1 on stem F, produces the same state after time frame 1 and hence simulation is stopped at time frame 2. Similarly for stem 12, simulation stops at time frame 4. Relations between nodes at two different time frames can be easily extracted from the simulation results for each stem. Relations extracted between sequential elements based on single-node learning are shown in Table 2 . Relations between sequential elements are called invalid-state relations since they represent the presence of invalid states.
Implication Learning
The relation F6=l + F4=0 represents the set of invalid states (F,,F2,F,,F4,F5,F6)=(X,X,X,1 ,X, 1). Learning of invalid states by implication has the benefit that sets of invalid states are extracted concurrently and their representation is compact. However, invalid states that cannot be represented as implications cannot be learned using this approach. 
Relations
Relations Relations Single-node learning can only learn relations due to a single stem. However, relations that can be learned due to multiple assignments are missed. This occurs when two or more stems result in a node having the same value. Thus, the contrapositive of the value on the node implies the contrapositive of the values on each of the stems. By injecting the contrapositive values of all the stems and performing forward logic simulation, relations can be identified between the node and other nodes set by the simulation. Injecting the values on multiple stems concurrently usually allows values to propagate further during simulation and hence allows more relations to be extracted. Thus, for each value on a gate, the set of stems that produce this value on the gate are stored. This analysis is called multiple-node learning.
As an example, consider the value 1 on the sequential element F3 in the circuit shown in Figure 1 . This value is set on F3 at T=l by each of the stems I,=l and F,=l, at T=2 by the stem 12=1, and at T=3 by the stem 12=l. 
Tie Gate Learning
In addition to learning implications, this learning technique can effectively identify tie gates A tie gate is one that can only assume a single known value. Tied gates can be tied combinationally or sequentially. A combinational gate tied to the value v E ( 9 1 ) will always be set to the value v and cannot be set to the value V . A sequential gate tied to the value v E (9 I} will always be set to the value v for each of the reachable states. If the circuit is powered up in one of the unreachable states, then the sequentially tied gate can initially be set to V and after some number of cycles will be set to the value v. Under three-valued simulation, a sequentially tied gate will only get the value v once it is set to a known value. It is worth noting that sequentially tied gates are by the definition in [13] c-cycle redundant for some cycle c. Thus, identification of tied gates can help in identifying untestable faults in the circuit and also in optimizing the design by removing the redundant gates.
1-
Our technique identifies tied gates based on both single-and multiple-node learning techniques. If both a value of 0 and a value of 1 on a stem produce the same value v on a node G at the same time frame, then this implies that node G is tied to the value v and hence the fault stuck-at-v is untestable. For example, consider the circuit in Figure 1 . Both 11=0 and I,=l imply that G3=0. Thus, gate G3 is tied to 0. This is considered a combinational tie since it is learned at T=O.
Extraction of tied gates based on this criterion is performed after the single-node learning phase, so that the multiplenode learning phase can take advantage of learned tied gates.
Tied gates can also be learned during the multiple-node learning phase. This is illustrated by the example given in Figure 1 . From Table 1 , it can be seen that by the contrapositive law, G15=l implies I2=0 at T=O, I -0 at T = l , 12=0 and F3=0 at T=2, and F3=0 at T=3. Injecting those assignments in their respective time frames and simulating forward, this implies that F2=0 and F6=0 at T=l, Fl=O, F2=0, F5=0, and F,=O at T=2, and Fl=O, F2=0, F4=l, F5=0, and F6=0 at T=3. The assignments F1=O and F2=0 at T=3
imply that G14=l which implies that GI5=0. Thus, we get a conflict which indicates that GI5 cannot be assigned the value 1, and hence is learned to be sequentially tied to 0. It is also possible to learn that gate G15 is a tie gate in a different way during logic simulation. For example, if GI, is 2-.
a stem, then we will have the implication G l~= 1 -+ G14=0 at T=3. However, from the multiple-node learning we described above, simulation of the injected values results in G14=l at T=3, which is again a conflict indicating that G15 is a tie gate. Thus, conflicts occurring during logic simulation indicate that the target gate for which learning is performed is a tie gate. It should be observed that this gate would not have been learned to be a tie without taking advantage of the previously learned tie gate G3 and the equivalence relation between gates G2 and G4.
Practical Issues
Industrial circuits are often featured with multiple clock domains, multiple-phase clocks, multiple-port latches, and partial setheset. Such practical issues require special consideration during learning.
Multiple-port Latches
Multiple-port latches have several ports through which their values can be assigned. To guarantee that the extracted relations during learning are valid, values are not allowed to propagate across such latches. This is because the extracted relations would otherwise only be valid with respect to a certain port.
Multiple clock domains
To extract learned relations that are valid regardless of temporal information and the clock domain used, sequential elements are classified into classes where each class consists of those that are driven by the same or equivalent clock and at the same phase. A clock and a gated version of that clock are considered as separate clocks. Then, learning is performed for each class separately. Latches and flip-flops are also classified into different classes even if they are driven by the same clock and at the same phase, since their different capture times may invalidate the learned relations.
Set/Reset handling
Values are not allowed to propagate across sequential elements that have both unconstrained set and reset lines. This is because the learned information will be invalidated by the setheset behavior since both a 0 and 1 can be obtained on the sequential element regardless of the value being propagated. However, if a sequential element contains either an unconstrained set or reset line, then a value is allowed to propagate across the sequential element if the value is the same as what could be produced by the set or reset line. This guarantees that the extracted relations cannot be invalidated by the sedreset behavior and that all the extracted relations are valid. To eliminate the unnecessary requirements caused by learned implications, we propose the following solution. Learned implications are used as forbidden-value implications. However, forbidden values are implied forward and backward dynamically during the ATPG process similar to known-value implica_tions. Forbidden 0 (0 ) is implied as 1, and forbidden 1 ( 1 ) is implied as 0. Then, when a value on a decision node needs to be justified, the inputs of the node are examined and the input with the forbidden non-controlling value is selected. This provides the same benefit that known-value implications provide without justifying unnecessary values. However, while known-value implications can eliminate decisions forward, forbidden-value implications do not. To illustrate this, consider the example in Figure 2 again. Using the implication -as forbidden-value implication, we hav?
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G9=O+F2=l . To justify a 0 on G6, the input with a 1 assignment is selected, which is F2. Then, a 0 on F2 is justified which is what a known-value implication would have required. However, if justifying a 0 on F2 fails, then in the case of forbidden-value iimplications backtracking will occur and the other choices for G6 and G7 will be tried and will fail too. In this case, known-value implications will be more effective. Considering the example in Figure 1 , justifying F6=l would not require justifying any other value since no assignments are required on F4, F,, F2, and F1.
Since the use of each of the known-and forbidden-value implications has relative advantages and disadvantages, neither method is expected to consistently perform better. However, it is expected that the use of forbidden-value 3. -implications can be enhanced to capture the full benefit of known-value implications without its associated problems.
Experimental Results
Experiments using the proposed learning method were conducted on several sequential circuits, including ISCAS 89 and 93 benchmark circuits, 4 retimed circuits, and 3 industrial circuits. The retimed circuits were chosen as it was shown that ATPG can be particularly inefficient on this class of circuits due to the large number of invalid states introduced by retiming [9] . The 4 retimed circuits chosen were those with the lowest density of encoding, and which consequently had the highest APTG complexity when run on HITEC [14] . The industrial circuits were used to demonstrate the method on real circuits with setheset and multiple clock domains, and to show the high efficiency of the method when handling very large circuits. All experiments were run on a 167 MHz Sun Ultra 1.
Sequential Learning Results
Sequential learning is performed with simulation allowed to propagate a maximum number of 50 time frames. In the results shown in To illustrate the effectiveness of our approach at identifying tie gates, we compare the number of untestable faults identified due to tie gates with those identified by FIRES [13] . FIRES uses sequential analysis to identify faults that cannot be activated or cannot be propagated due to conflicts on stems. So, it targets a more general class of untestable faults than those which cannot be activated or propagated due to tie gates. However, our method identifies untestable faults as a by-product of learning tie gates during the sequential learning process, and is not targeted for this purpose. Table 4 shows the number of untestable faults identified due to tie gates and those identified by FIRES. In three circuits, namely ~5 3 7 8 , ~3 3 3 0 , and ~38417, more untestable faults are identified with tie gate information than FIRES was able to identify.
ATPG Results
Sequential ATPG experiments were used to demonstrate the benefit of the learned information in enhancing the efficiency of test generation. The experiments were run with and without the use of sequential learning. With sequential learning enabled, two scenarios were used: using the relations between signals as forbidden-value implications as proposed, or as known-value implications. Note that all the ATPG experiments performed make use of combinational learning. Therefore, the difference in the results reported is only due to the use of sequential learning.
For the smaller benchmark circuits in Table 3 (s382 through s1269), no results were reported since the ATPG was originally efficient and there was no benefit from using the sequential learned data. For the retimed circuits, higher fault coverage and lower ATPG times were obtained using sequential learning. For example, based on forbidden-value implications, s832jcsrer with a backtrack limit of 1000 achieves over 3 1 % higher test coverage in less than half the CPU time, compared to no learning. Note that for retimed circuits, a solution was proposed in [16] for enhancing ATPG performance in which the retimed circuit is transformed prior to ATPG to increase the density of encoding. Although that solution is very effective at enhancing ATPG results, the sequential learning solution has the advantage that it is not restricted to this class of circuits.
As predicted, experimental results indicate that neither known-value implications nor the current use of forbiddenvalue implications consistently performs better.
In a few cases, the use of sequential learning results in lower fault coverage. For example, for the circuit s510josrre, using forbidden-value implications resulted in fewer detected faults than without learning. This was analyzed to be caused by random effects. In ATPG, after a test sequence is generated for a fault, the sequence is fault-simulated and all detected faults are dropped. Therefore, it is possible to detect a fault which ATPG would fail to find a test for. For the cases where there were fewer faults detected with learning, the additional faults which the original ATPG detected were targeted individually. In all cases, the ATPG failed to find a test for them, proving they were detected by fault simulation of tests generated for other faults.
Conclusions
We have presented a novel and very efficient method for sequential learning, which can be used to identify implications, invalid states, and tied gates. While most learning techniques published in the literature perform learning in the combinational logic, the method presented also learns information which can only be extracted by performing the analysis across memory elements. The method can be used on large industrial circuits as it is extremely fast, and capable of handling real circuit issues such as multiple clock domains, and partial or full setheset.
The learned information can be used in a variety of design automation tools, including test pattern generation, redundancy identification, logic verification, and logic optimization. The experiments performed focus on demonstrating the use of sequential learning to enhance sequential ATPG efficiency. Although the technique can also perform combinational learning, the focus of the experiments was to isolate the effect of sequential relations and demonstrate the benefit of doing the learning sequentially. It can be observed for most circuits that when ATPG uses the learned information, the number of detected faults and those identified as untestable is higher, and the 
